Jobfoundry
Jobfoundry
AMD

Senior Staff Test Engineering Lead

AMD
Fabless SemiconductorSingapore, SingaporeOnsitePosted 1 week ago
Apply Now

About the role

AI summarised

Technical Lead responsible for developing test solutions for next-generation AMD SoC products. This role drives the test and characterization strategy from pre-silicon DFT planning through first silicon bring-up and high-volume production optimization.

FablessOnsiteEngineering

Key Responsibilities

  • Define and drive pre silicon test and characterization strategies for complex SoC products
  • Establish DFT and pattern requirements, and work with Design and Verification teams to ensure test readiness prior to first silicon
  • Lead first silicon bring up, silicon debug, and characterization execution across PVT corners
  • Analyze yield, performance distributions, and device failures; lead root cause analysis and drive corrective actions across global teams
  • Perform circuit sensitivity analysis, interpret findings, and guide deep dive investigations to resolution
  • Drive innovation in SoC test, debug, DFT, and test methodology, translating ideas into production ready solutions
  • Own test content optimization to meet product quality and cost targets
  • Drive yield, test time, and margin improvements from wafer sort through backend test
  • Partner with manufacturing and quality teams to ensure stable, scalable production

Requirements

  • Strong hands-on experience supporting complex SoC products (e.g., mobile or automotive processing units)
  • Proven technical leadership across at least one full SoC product lifecycle (pre silicon to production)
  • Deep expertise in DFT and ATE test methodologies, spanning areas like ATPG Scan, MBIST, Functional, and High‑Speed IO testing
  • Strong experience with Advantest 93k/Teradyne test platforms
  • Solid understanding of CPU / GPU / SoC architectures with system level interactions
  • Strong programming or scripting skills (Python, C/C++, Perl, Java)
  • Experience with industry EDA tools (Mentor, Synopsys, Cadence) is a plus
  • Demonstrated ability to act as a technical decision-maker and mentor within the test organization
  • Strong communication skills to engage deeply with global, cross-functional engineering teams
  • Ability to program manage and drive test schedules and deliverables
  • Bachelor/Master in Electrical/Electronic Engineering