About the role
AI summarisedJoin the high-end test engineering team providing cutting-edge test solutions for Data Center Graphics (DCG) New Product Introduction (NPI). As a Senior Product Development Manager, you will lead ATE test development to meet critical NPI milestones regarding test time, yield, cost, and quality for next-generation processors.
FablessOnsiteEngineering
Key Responsibilities
- Drive test solution and coverage development, optimization to meet business milestones, cost, and quality targets.
- Develop, debug, test, and characterize ATE Test patterns and flows/methods.
- Engage in Pre-Silicon activities, including scoping, planning, and validation of test solutions/methodologies with Design teams.
- Lead Post Silicon Bring up of test patterns, driving optimizations for mass production enablement.
- Execute characterization and analysis, debugging new silicon designs and process technologies.
- Optimize test coverage and flows to improve quality, yield, cost efficiency, and reduce test time.
- Conduct engineering evaluations and analysis to drive closure on production issues.
- Solve complex, novel, and non-recurring problems, initiating significant changes to existing processes/methods.
- Influence technical decisions that have a significant impact on the final product.
Requirements
- Proficient understanding of DFT (Design-For-Test) architecture for SOC (System-On-Chip) products.
- Strong experience in test development, Silicon characterization/debug on various industry standard ATE platforms.
- Proven ability in data analysis related to semiconductor testing.
- 12+ years of industry experience.
- BS/MS in Electrical Engineering, Computer Engineering, or comparable disciplines.
- Strong technical, analytical, leadership, and problem-solving skills.